Regviz

Silicon Labs /MGM240PB22VNA /MODEM_S /SRCCHF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SRCCHF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/SRCCHF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SRCRATIO20 (SRCENABLE2)SRCENABLE2 0 (INTOSR)INTOSR

Description

No Description

Fields

SRCRATIO2

SRC2 ratio
SRCENABLE2

SRC2 enable
INTOSR

Forcing Integer OSR

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data